View VP5513_6968762.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

obsolescence notice this product is obsolete. this information is available for your convenience only. for more information on zarlink?s obsolete products and replacement product lists, please visit http://products.zarlink.com/obsolete_products/
pin function pin function 1 vdd 23 scl 2 pd5 24 sda 3 pd6 25 daccomp 4 pd7 26 red/c 5 clamp 27 green/y 6 compsync 28 avdd 7 palid 29 agnd 8 scsync 30 avdd 9 refsq 31 blue/cvbs2 10 gnd 32 cvbs1 11 vdd 33 vref 12 fc2 34 rref 13 fc1 35 agnd 14 fc0 36 agnd 15 hsync 37 avdd 16 vsync 38 pd0 17 ttxreq 39 pd1 18 sa 40 pd2 19 ttxdata 41 pd3 20 vdd 42 pd4 21 gnd 43 gnd 22 reset 44 pxck ordering information vp5313a/cg/gp1n VP5513a/cg/gp1n the vp5313/VP5513 converts digital y cr cb data into analog pal or ntsc composite video, and also provides simultaneous rgb outputs. these additional converters can optionally provide separate luma and chroma outputs plus a further composite video channel. all outputs are capable of driving doubly terminated 75 w loads with standard video levels. all d/a converters are to 9 bit accuracy, and are provided with 27mhz oversampled data. the latter simplifies the requirement for external analog anti-aliasing filters, and reduces the sinx/x distortion inherent in d/a converters. separate digital scaling is applied to the chroma data path in order to make the most efficient use of the 9 bit dynamic range. the device accepts data inputs complying with ccir recommendation 656. in this format 4:2:2 video is multiplexed onto an 8 bit bus using a 27mhz clock. active video markers are embedded into the data stream and extracted by the vp5313/VP5513. optionally the user can supply separate horizontal and vertical syncs, and colour can be genlocked to an external subcarrier if necessary. in an alternative operating mode the vp5313/VP5513 can be configured as the source of sync for the rest of the system. in this master mode the horizontal and vertical sync pins become outputs, and any control codes in the ccir656 bit stream are ignored. the vp5313/VP5513 supports the insertion of teletext data through a serial interface. an internal filter shapes the data edges. features n converts y, cr, cb data to analog rgb and composite or s-video and composite video n supports ccir recommendations 601 and 656 n all digital video encoding n selectable master/slave mode for sync signals n switchable chrominance bandwidth n ccir 624 pal smpte or 170m ntsc compatible outputs n genlock mode n i 2 c bus serial microprocessor interface n only vp5313 supports macrovision anti-taping rev. 7.01 n line 21 closed caption encoding n teletext insertion, fully line programmable applications n digital cable tv n digital satellite tv n multi-media n video games n digital vcrs n karaoke fig.1 pin connections (top view) gp44 111 33 23 12 22 44 34 vp5313/VP5513 ntsc/pal digital video encoder supersedes ds4509 1.9 september 1997 edition ds4509 - 2.2 october 1998
vp5313/VP5513 2 recommended operating conditions parameter min. typ. max. units power supply voltage power supply current (including analog outputs) 1 power supply current (including analog outputs) 2 input clock frequency scl clock frequency analog video output load dac gain resistor ambient operating temperature symbol vdd, avdd idd idd pxck f scl 4.75 -50ppm 0 5.25 230 190 +50ppm 500 70 v ma ma mhz khz w w c 5.00 27.00 37.5 730 1. all four dacs driving 37r5 loads 2. all four dacs driving 75r loads electrical characteristics test conditions (unless otherwise stated): as specified in recommended operating conditions dc characteristics vin vil vih vil iih iil voh vol vol 2.0 0.7vdd 3.7 0.8 0.3vdd 10 -10 0.4 0.6 v v v v m a m a v v v parameter conditions vin = vdd vin = vss ioh = -1ma iol = +4ma iol = +6ma symbol min. typ. max. units digital inputs ttl compatible (except sda, scl) input high voltage input low voltage digital inputs sda, scl input high voltage input low voltage input high current input low current digital outputs cmos compatible output high voltage output low voltage digital output sda output low voltage 66.83 1.00 8k 1.3899 34.15 50 dc characteristics dacs inl dnl v ref z r i ref 0.95 1.5 1 5 1.05 lsb lsb % m a v w ma ma pv-s parameter symbol min. typ. max. units accuracy (each dac) integral linearity error diffential linearity error dac matching error monotonicity lsb size internal reference voltage internal reference voltage output impedance reference current (v ref /r ref ) r ref = 730 w maximum output peak glitch energy (see fig.3) guaranteed absolute maximum ratings supply voltage vdd, avdd -03 to 70v voltage on any non power pin -03 to vdd+03v ambient operating temperature 0 to 70 c storage temperature -55 c to 150 c note: stresses exceeding these listed under absolute maximum ratings may induce failure. exposure to absolute maximum ratings for extended periods may reduce reliability. functionality at or above these conditions is not implied.
vp5313/VP5513 3 pins all pins all pins notes meets mil-std-883 class 2 test levels 2kv on 100pf through 1k5 w 200v on 200pf through 0 w & 500nh test human body model machine model luminance bandwidth chrominance bandwidth (extended b/w mode) chrominance bandwidth (reduced b/w mode) burst frequency (ntsc) burst frequency (pal-b, d,g,h,i) burst frequency (pal-n argentina) burst cycles (ntsc and pal-n) burst cycles ( pal-b, d, g, h,i) burst envelope rise / fall time (ntsc ) burst envelope rise / fall time (pal-b, d, g, h, i, n) analog video sync rise / fall time (ntsc) analog video sync rise / fall time (pal-b, d, g, h,i) analog video blank rise / fall time (ntsc ) analog video blank rise / fall time (pal-b, d, g, h,i) differential gain differential phase signal to noise ratio (unmodulated ramp) chroma am signal to noise ratio (100% red field) chroma pm signal to noise ratio (100% red field) hue accuracy colour saturation accuracy residual sub carrier luminance / chrominance delay video characteristics (ntsc, pal composite video) parameter 1 1 -61 -56 -58 2.5 2.5 10 max. symbol min. typ. 5.5 1.3 650 3.57954545 4.43361875 3.58205625 9 10 300 300 145 245 145 245 -60 5 mhz mhz khz mhz mhz mhz fsc cycles fsc cycles ns ns ns ns ns ns % pk-pk pk-pk db db db % % db ns units esd compliance 19.98 1.337 33.75 17.63 1.40 7.61 7.61 0.40 18.70 8.01 8.01 0.00 dc characteristics dacs ma ma ma ma ma ma ma ma ma ma ma ma parameter symbol min. typ. max. units rgb outputs: peak level black level cvbs1, 2 y and c outputs - ntsc (pedestal enabled) maximum output, relative to sync bottom white level relative to black level black level relative to blank level blank level relative to sync level colour burst peak - peak dc offset (bottom of sync) cvbs1, 2, y and c outputs - pal white level relative to black level black level relative to sync level colour burst peak - peak dc offset (bottom of sync) all figures are for: rref = 730 w ; if rl = 75 w then rref = 1460 w
vp5313/VP5513 4 pin name pin no. description pd0-7 2-4, 8 bit pixel data inputs clocked by pxck. pd0 is the least significant bit. these pins are internally pulled low. pxck 44 27mhz pixel clock input. the vp5313/VP5513 internally divides pxck by two to provide the pixel clock. sa 18 slave address select. scl 23 standard i 2 c bus serial clock input. sda 24 standard i 2 c bus serial data input/output. fc0-2 12-14 field counter output in master sync mode. refsq 9 reference square wave input used only during genlock mode. scsync 8 subcarrier sync input, (synchronises phase quadrant in 4xfsc genlock mode), see fig 6. palid 7 pal ident input, controls swinging colour burst phase in pal genlock mode. compsync 6 composite sync pulse output. this is an active low output signal. clamp 5 the clamp output signal is synchronised to compsync output and indicates the position of the burst pulse, (lines 10-263 and 273-525 for ntsc; lines 6-310 and 319-623 for pal- b,d,g,i,n(argentina)). ttxreq 17 teletext data request output, requests next line of teletext data. ttxdata 19 teletext data input. hsync 15 horizontal sync, output in master mode, input in slave mode vsync 16 vertical sync, output in master mode, input in slave mode reset 22 master reset. this is an asynchronous, active low, input signal and must be asserted for a minimum 200ns in order to reset the vp5313/VP5513. vref 33 voltage reference output. this output is nominally 10v and should be decoupled with a 100nf capacitor to gnd. rref 34 dac full scale current control. a resistor connected between this pin and gnd sets the magnitude of the video output current. an internal loop amplifier controls a reference current flowing through this resistor so that the voltage across it is equal to the vref voltage. this reference current has a weighting equal to 20.8 lsb?s. daccomp 25 dac compensation. a 100nf ceramic capacitor must be connected to avdd. cvbs1 32 composite video output. these are high impedance current source outputs. a dc path to gnd must exist from each of these pins. blue/cvbs2 31 blue or composite dac output. output type as cvbs1. green/y 27 green or luminance dac output. output type as cvbs1. red/c 26 red or chrominance dac output. output type as cvbs1. vdd 1, 11, 20 positive supply input. all vdd pins must be connected. avdd 37,28,30 analog positive supply input. all avdd pins must be connected. gnd 10,21,43 negative supply input. all gnd pins must be connected. agnd 36,29,35 analog negative supply input. all agnd pins must be connected. pin descriptions 38-42
vp5313/VP5513 5 figure 3 glitch energy (see peak glitch energy in table on page 2) figure 2 functional block diagram the glitch energy is calculated by measuring the area under the voltage time curve for any lsb step, typically specified in picovolt-seconds (pv-s) peak glitch area = h x w/2 v t(ps) w h g/y 9 bit dac b/cvbs2 9 bit dac r/c 9 bit dac cvbs1 9 bit dac mux + + closed caption anti-taping control set-up registers i 2 c interface ycrcb to rgb ycrcb y uv teletext shaping filter teletext control input demux interpolating filters video timing generator digital phase comp colour subcarrier generator sync insert modulator refsq scsync palid compsync fc0-2 vsync hsync pxck pd7-0 ttxreq ttxdata resetb sa scl sda clamp 8 ycrcb yuv 3 dac ref rref vref daccomp
vp5313/VP5513 6 address hex 00 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f 10 11 12 13-1f 20-33 34-3f 40 41 42 43 44 45 46 47 48-4f 50 51 52 53 54 55-5f 60 61 62-fd fe-ff register name bar part id2 part id1 part id0 rev id mode gcr vocr rstctl sc_adj freq2 freq1 freq0 schphm schphl hsoffl hsoffm slave1 slave2 tstpat not used reserved not used ttxlo2 ttxlo1 ttxlo0 ttxle2 ttxle1 ttxle0 ttxdd ttxctl not used ccreg1 ccreg2 ccreg3 ccreg4 cc_ctl not used iicexctl iicexw/r not used reserved 7 ra7 id17 id0f id07 rev7 - fsc4sel dithen sc7 fr17 fr0f fr07 - sch7 hsoff7 - ncorstd hcnt7 - - l14 l22 - l327 l335 ttxdd7 - - - - - ctl7 w/rd7 6 ra6 id16 id0e id06 rev6 - gendith chrmclip sc6 fr16 fr0e fr06 - sch6 hsoff6 - vbitdis hcnt6 - - l13 l21 - l326 l334 ttxdd6 f1w1d6 f1w2d6 f2w1d6 f2w2d6 - ctl6 w/rd6 5 ra5 id15 id0d id05 rev5 - genlken chrbw sc5 fr15 fr0d fr05 - sch5 hsoff5 - vsmode hcnt5 - - l12 l20 - l325 l333 ttxdd5 f1w1d5 f1w2d5 f2w1d5 f2w2d5 - ctl5 w/rd5 4 ra4 id14 id0c id04 rev4 daccfg nolock syncdis sc4 fr14 fr0c fr04 - sch4 hsoff4 - f_swap hcnt4 - - l11 l19 - l324 l332 ttxdd4 f1w1d4 f1w2d4 f2w1d4 f2w2d4 - ctl4 w/rd4 2 ra2 id12 id0a id02 rev2 vfs0 ycdelay lumdis sc2 fr12 fr0a fr02 - sch2 hsoff2 - sl_hs0 hcnt2 - - l9 l17 - l322 l330 ttxdd2 f1w1d2 f1w2d2 f2w1d2 f2w2d2 f1st ctl2 w/rd2 1 ra1 id11 id09 id01 rev1 syncm1 clmpdis chrdis sc1 fr11 fr09 fr01 - sch1 hsoff1 hsoff9 hcnt9 hcnt1 ttxpat - l8 l16 l319 l321 l329 ttxdd1 f1w1d1 f1w2d1 f2w1d1 f2w2d1 f2en ctl1 w/rd1 3 ra3 id13 id0b id03 rev3 vfs1 paliden burdis sc3 fr13 fr0b fr03 - sch3 hsoff3 - sl_hs1 hcnt3 - - l10 l18 - l323 l331 ttxdd3 f1w1d3 f1w2d3 f2w1d3 f2w2d3 f2st ctl3 w/rd3 default hex 00 53 13 01 00 00 20 00 9c a8 26 2b 00 00 7e 00 00 00 00 00 00 00 00 00 00 01 00 xx xx xx xx 00 ff - 0 ra0 id10 id08 id00 rev0 syncm0 cvbsclmp peden tsurst sc0 fr10 fr08 fr00 sch8 sch0 hsoff0 hsoff8 hcnt8 hcnt0 rampen l6 l7 l15 l318 l320 l328 ttxdd0 ttxen f1w1d3 f1w2d3 f2w1d3 f2w2d3 f1en ctl0 w/rd0 r/w w r r r r r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w w r/w registers map see register details for further explanations. table.1 register map
vp5313/VP5513 7 register details bar base register ra7-0 register address part id 2-0 part number id17-00 chip part id number rev id revision number rev7-0 chip revision id number mode mode control daccfg 0 r,g,b & cvbs analog outputs 1 y,c, cvbs1 & cvbs2 analog outputs vfs1 vfs0 video standard 0 0 pal-b,d,g,h,i,n(arg.) 0 1 ntsc 1 0 reserved 1 1 reserved syncm1 syncm0 sync mode 0 0 slave, rec. 656 0 1 slave h & v i/p 1 0 master h & v o/p 1 1 reserved gcr global control fsc4sel input subcarrier frequency select 0 refsq i/p = fsubcarrier scsync i/p ignored 1 refsq i/p = 4 x fsubcarrier when scsync i/p is asserted the refsq i/p divide by 4 is reset gendith genlock dither addition control 0 no dither added 1 dither added genlken genlock enable control 0 internal subcarrier generation 1 when high, enable genlock to refsq nolock genlock status bit (read only) 0 genlocked 1 cannot lock to refsq. this bit is cleared by reading and set again if lock cannot be attained. paliden pal ident select 0 normal operation, internal pal switch is used. 1 enables palid input, a phase control an for palid signal, (0 = +135 , 1 = -135 ) ycdelay add delay to luma channel 0 luma to chroma delay, 0ns 1 luma to chroma delay, 37ns clampdis clamp o/p select 0 clamp o/p enabled 1 clamp o/p disabled cvbsclamp composite clamp enable 0 cvbs clamp disabled 1 clamps cvbs output, to prevent out of range dac codes. vocr video output control ditheren luma dither enable 0 normal operation 1 luma dither enabled chrmclip chroma clipping select 0 no chroma clipping 1 enable clipping of chroma data when luma is clipped chrbw chroma bandwidth select 0 650khz 1 13mhz syncdis sync disable (in cvbs signal) 0 normal operation 1 sync disabled (compsync o/p is not affected) burdis chroma burst disable 0 normal operation 1 chroma burst disabled lumdis luma input disable - force black level 0 normal operation 1 luma disabled chrdis chroma input disable - force monochrome 0 normal operation 1 chroma disabled peden pedestal (set-up) select valid for ntsc 0 pedestal disabled 1 75 ire pedestal on lines 23-262 and 286-525
vp5313/VP5513 8 rstctl reset data control tsurst soft reset control 0 normal operation 1 chip soft reset sc_adj sub carrier adjust sc7-0 sub carrier frequency seed value. freq2-0 sub carrier frequency fr17-00 24 bit sub carrier frequency programmed via i 2 c bus. freq3 is the msb. schphm-l sub carrier phase offset sch8-0 9 bit sub carrier phase relative to the 50% point of the leading edge of the horizontal part of composite sync. schphm bit 0 is the msb. hsoffl-m horizontal sync output offset hsoff9-0 this is a 10 bit number which allows the user to offset the start of digital data input with reference to the pulse hs. slave1-2 h & v slave mode control ncorstd nco line reset disable nco is always reset at end of 4(8) field sequence in ntsc(pal) regardless of the value of this control bit 0 nco is reset every line in ntsc mode 1 nco line reset is disabled vbitdis ignore rec656 v-bit select 0 rec656 v-bit will be decoded and the line blanked accordingly 1 rec656 v-bit will be ignored vsmode select type of vsync input 0 standard vsync i/p 1 field even/odd vsync i/p f_swap invert field detect decision 0 standard relationship applies 1 inverted relationship applies sl_hs(1:0) internal hsync delay control 00 no internal delay 01 1 x 27mhz cycle delay 10 2 x 27mhz cycle delay 11 3 x 27mhz cycle delay tslave2 hcnt(9:0) - internal h counter is reset to this value on falling edge of hsync input. tstpat test pattern register ttx_pat teletext test pattern enable 0 normal operation 1 teletext test pattern enabled rampen modulated test ramp enable 0 normal operation 1 modulated test ramp enabled ttxlo2-0 teletext odd line enable l6-22 1 = teletext enabled on that line number ttxle2-0 teletext even line enable l318-335 1 = teletext enabled on that line number ttxdd7-0 teletext request pulse position ttxctl teletext control ttxen teletext enable 0 teletext disabled 1 teletext enabled ccreg1 closed caption register 1 f1w1d6-0 field one (line 21), first data byte ccreg2 closed caption register 2 f1w2d6-0 field one (line 21), second data byte ccreg3 closed caption register 3 f2w2d6-0 field two (line 284), first data byte ccreg4 closed caption register 4 f2w2d6-0 field two (line 284), second data byte ccctl closed caption control register f1st field one (line 21) status bit 0 new data has been loaded to ccreg1-2 1 data has been encoded f2st field one (line 284) status bit 0 new data has been loaded to ccreg3-4 1 data has been encoded f1en closed caption field one (line 21) 0 disabled 1 enabled f2en closed caption field one (line 284) 0 disabled 1 enabled
vp5313/VP5513 9 iicexctl i 2 c extension control ctl7-0 each bit controls port direction 0 = output 1 = input iicexr/w i 2 c extension control rd7-0 i 2 c bus read and write data from i 2 c extension port i 2 c bus control interface i 2 c bus address the serial microprocessor interface is via the bi-directional port consisting of a data (sda) and a clock (scl) line. it is compatible to the philips i 2 c bus standard (jan. 1992 publication number 9398 393 40011). the interface is a slave transmitter - receiver with a sub-address capability. all communication is controlled by the microprocessor. the scl line is input only. the most significant bit (msb) is sent first. data must be stable during scl high periods. a bus free state is indicated by both sda and scl lines being high. start of transmission is indicated by sda being pulled low while scl is high. the end of transmission, referred to as a stop, is indicated by sda going from low to high while scl is high. the stop state can be omitted if a repeated start is sent after the acknowledge bit. the reading device acknowledges each byte by pulling the sda line low on the ninth clock pulse, after which the sda line is released to allow the transmitting device access to the bus. the device address can be partially programmed by the setting of the pin sa. this allows the device to respond to one of two addresses, providing for system flexibility. the i 2 c bus address is seven bits long with the last bit indicating read/write for subsequent bytes. the first data byte sent after the device address, is the sub- address - bar (base address register). the next byte will be written to the register addressed by bar and subsequent bytes to the succeeding registers. the bar maintains its data after a stop signal. ntsc/pal video standards both ntsc (4-field, 525 lines) and pal (8-field, 625 lines) video standards are supported by the vp5313/VP5513. all raster synchronisation, colour sub-carrier and burst charac- teristics are adapted to the standard selected. the vp5313/ VP5513 generates outputs which follow the requirements of smpte 170m and ccir 624 for pal signals. the device supports the following standards: pal b, d, g, h, i, n (argentina) (default state) and ntsc. video blanking the vp5313/VP5513 automatically performs standard composite video blanking. lines 1-9, 264-272 inclusive, as well as the last half of line 263 are blanked in ntsc mode. in pal mode, lines 1-5, 311-318, 624-625 inclusive, as well as the last half of line 623 are blanked. a6 0 a5 0 a4 0 a3 1 a2 1 a0 sa a1 0 r/ w x the v bit within rec656 defines the video blanking when in trs slave mode. by setting vbitdis in the slave1 register this blanking can be overidden. when in master mode the v bit is ignored; hence, if any lines are required to be blank, they must have no video signal input on them. interpolator the luminance and chrominance data is separately passed through interpolating filters to produce output sampling rates double that of the incoming pixel rate. this reduces the sinx/x distortion that is inherent in the digital to analog converters (dacs), and also simplifies the analog reconstruction filter requirements. digital to analog converters the vp5313/VP5513 contains four 9 bit digital to analog converters which produce the analog video signals. the dacs use a current steering architecture in which bit currents are routed to one of two outputs; thus the dac has true and complimentary outputs, however, only the true outputs are available on the pins. the use of identical current sources and current steering their outputs means that monoticity is guaranteed. an on-chip voltage reference of 100v (typ.) provides the necessary biasing; if required, this can be overridden by an external reference. the full-scale output currents of the dacs is set by an external 730 w resistor between the rref and agnd pins. an on-chip loop amplifier stabilises the full-scale output current against temperature and power supply variations. by digitally summing the luma and chroma outputs a composite output is generated. the analog outputs of the vp5313/VP5513 are capable of directly driving doubly terminated 75 w co-axial cable. if it is required only to drive a single 75 w load then the dacgain resistor is simply doubled. luminance, chrominance and composite video outputs the luminance video output drives a 37.5 w load at 10v, sync tip to peak white. it contains only the luminance content of the image plus the composite sync pulses. in the ntsc mode, a set-up level offset is added during the active video portion of the raster. the chrominance video output drives a 37.5 w load at levels proportional in amplitude to the luma output (40 ire pk- pk burst). burst is injected with the appropriate timing relative to the luma signal. output sinx/x compensation filters are required on all video outputs, as shown in the typical application diagram, see fig. 11 & 12. rgb video outputs the rgb video outputs drive a 37.5 w load at 0.7v blank to peak. output sinx/x compensation filters are required on all video outputs, as shown in the typical application diagram, see fig. 11 & 12. video timing - slave sync mode the vp5313/VP5513 has an internal timing generator which produces video timing signals appropriate to the mode of operation. trs slave mode means that the video encoder synchronises itself to the trs (timing reference signal) codes that are embedded into the rec. 656 data pattern. in the
vp5313/VP5513 10 default (power up) the trs slave mode is selected. all internal timing signals are derived from the input clock, (pxck) this must be derived from a crystal controlled oscillator. input pixel data is latched on the rising edge of the pxck clock. the video timing generator produces the internal blanking and burst gate pulses, together with the composite sync output signal. h&v slave mode is enabled by setting the syncm1-0 bits in the mode register to 01. in this mode the position of the video syncs is derived from the hs and vs inputs. these hs and vs pins are automatically configured as inputs. video timing - master sync mode when syncm1-0 of the mode register are 10, the vp5313/VP5513 operates in a master sync mode, all rec656 timing reference codes are ignored with vs, hs and fc0-2 outputs providing synchronisation signals to an external (mpeg) device. the pxck signal is, however, still used to generate all internal clocks. in master mode the direction setting of bits 4 - 0 of the iicexctl register are ignored. vs is the start of the field sync datum in the middle of the equalisation pulses. hs is the line sync which is used by the preceding mpeg2 decoder to define when to output digital video data to the vp5313/VP5513. the position of the falling edge of hs relative to the first data cb0, can be programmed in hsoffm-l registers, see figure 5. genlock using refsq input the vp5313/VP5513 can be genlocked to another video source by setting genlken high (in gcr register) and feeding a phase coherent sub carrier frequency signal into refsq. under normal circumstances, refsq will be the same frequency as the sub carrier; however if fsc4sel is set high (in gcr register), a 4 x sub carrier frequency signal may be input to refsq. in this case, the genlock circuit can be reset to the required phase of refsq, by supplying a pulse to scsync. the frequency of scsync can be at the sub carrier frequency, once per line or once per field could be adequate, depending on the application. when genlken is set high, the direction setting of bit 5 of the iicexctl register is ignored. palid input when using pal and genlock mode; the vp5313/VP5513 requires a pal phase identification signal, to define the correct phase on every line. this is supplied to palid input, high = -135 and low = +135 . the signal is asynchronous, and should by changed before the sub carrier burst signal. palid input is enabled by setting paliden high (in gcr register). when paliden is set high, the direction setting of bit 7 of the iicexctl register is ignored. line 21 coding two bytes of data are coded on the line 21 of each field, see figure 8. in the ntsc closed caption service, the default state is to code on line 21 of field one only. an additional service can also be provided using line 21 (284) of the second field. the data is coded as nrz with odd parity, after a clock run-in and framing code. the clock run-in frequency = 0.5034965mhz which is related to the nominal line period, d = h / 32. d = 63.55555556 / 32 m s two data bytes per field are loaded via i 2 c bus registers ccreg1-4. each field can be independently enabled by programming the enable bits in the control register (cc_ctl). the data is cleared to zero in the closed caption shift registers after it has been encoded by the vp5313/VP5513. two status bit are provided (in cc_ctl), which are set high when data is written to the registers and set low when the data has been encoded on the luma signal. the data is cleared to zero in the closed caption shift registers after it has been encoded by the vp5313/VP5513. the next data bytes must be written to the registers when the status bit goes high, otherwise the closed caption data output will contain null characters. if a transmission slot is missed (ie. no data received) the encoder will send null characters. null characters are invisible to a closed caption reciever. the msb (bit 7) is the parity bit and is automatically added by the encoder. teletext the teletext function within the vp5313/VP5513 co- ordinates the insertion of teletext serial data into the luminance data stream and subsequently the composite video data stream. the serial data is filtered prior to insertion to minimise the high frequency components and to reduce the jitter inherent in the digital data stream. the lines in which teletext data are inserted are individually programmable for both even and odd fields. the insertion of teletext data will only be enabled if the format of the composite video is configured to be pal-b,g,h,i,n and the teletext enable bit ttxen is asserted. for test purposes, the teletext function incorporates control logic to generate a serial clock cracker pattern in place of the normal teletext data. this test pattern is enabled when the ttx_pat bit is asserted. there is no row coding used so it will not display on a tv. the vp5313/VP5513 teletext interface comprises of a teletext request output, ttx_req, and a serial data input, ttx_data. to ensure that the composite video timing requirements are satisfied, the serial data must be received at a specific point in time during lines containing teletext data. the teletext request output, ttx_req, will be asserted to indicate when data must be applied to ttx_data, which must be generated synchronous to the rising edges of pxck. the ttx_req may be advanced in multiples of pxck, to compensate for the latency within the source device, by writing to the ttxdd register. the serial teletext data which is applied to the ttx_data input must obey the sequence defined below. the teletext bit rate is defined to be 6.9375 mhz, which equates to 444 times the pal line frequency (15.625 khz). it is clear that for a 27 mhz system clock, a constant bit period cannot be achieved.
vp5313/VP5513 11 figure 5 rec 656 interface with hs output timing pixel data input (pd[7,0]) pxck input (27mhz) cb0 cr0 y0 y1 y2 y3 cb1 cr1 hs nck=0 nck=2 t su; pd t hd; pd the horizontal line duration for pal equates to 1728 clk27m cycles and within each line there are 444 data bit periods. the duration of 37 data bits (the smallest number possible for an integer number of clk27m cycles) therefore equates to 144 clk27m cycles. to ensure that the average bit rate is 6.9375 mhz, 33 in every 37 data bits will have a duration of 4 clk27m cycles and 4 in every 37 data bits will have a duration of 3 clk27m cycles. of the first 37 data bits in each line, bits 10, 19, 28 and 37 will have a duration of 3 clk27m cycles. the sequence will be repeated for all subsequent 37 bit groups. master reset the vp5313/VP5513 must be initialised with reset. this is an asynchronous, active low signal and must be active for a minimum of 200ns in order to reset the vp5313/VP5513. the device resets to line 64, start of horizontal sync (i.e. line blanking active). there is no on-chip power on reset circuitry. (d) = default xx = don?t care. the calculation of the freq register value is according to the following formula:- freq = 2 26 x f sc /pxck hex, where pxck = 27.00mhz ntsc value is rounded up from the decimal number. pal-b, d, g, h, i and n (argentina) are rounded down. the sc_adj value is derived from the adjustment needed to be added after 8 fields to ensure accuracy of the subcarrier frequency. note the sc_adj value of 9c required for pal-b, d, g, h, i. standard ntsc pal-b, g, h, i (d) pal-n (argentina) freq2-0 registers hex 87 c1 f1 a8 26 2b 87 da 51 lines/ field 525 625 625 field freq. hz 59.94 50 50 1716 1728 1728 number of pixels/line at 27mhz 15.734266 15.625000 15.625000 horizontal freq. khz. f h 3.57954545 4.43361875 3.58205625 subcarrier freq. khz. f sc (455/2) (1135/4+1/625) (917/4+1/625) f sc /f h sc_adj register hex xx 9c 57 table.2 line, field and subcarrier standards and register settings nco adjustment 12345678910111213141516 18 17 19 20 21 22 23 24 434 434 ttxdd textbit #: ttx_req ttx_data cvbs/y figure 4 teletext timing diagram
vp5313/VP5513 12 figure 6 refsq and sc_sync input timing figure 7 pal_id input timing refsq sc_sync q t su; sc_sync t hd; sc_sync 1/ f sc_sync t pwh; sc_sync divide by 4 synchronous counter reset refsq sc_sync 2:1 mux q fsc4_sel f sc 1 0 input to genlocking block (register bit) 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 y719 $ff $00 $xy $00 eav sequence ancillary data... pixel data input (pd[7,0\) sample number pal_id stable input (pal_id) pxck input (27mhz) t pwh; pxck t pwl; pxck t su; pd t hd; pd t hd; pal_id t su; pal_id t dur; pal_id
vp5313/VP5513 13 timing information min. typ. 10 14.5 10 5 10 0 10 0 9 27.0 max. tbd tbd 25 units mhz ns ns ns ns ns ns ns ns ns ns pxck periods ns f pxck t pwh ; pxck t pwl ; pxck t rp t fp t su;pd t hd;pd t su;sc_sync t hd;sc_sync t su;pal_id t hd;pal_id t dur;pal_id t dos 10% to 90% points 90% to 10% points pxck to compsync pxck to clamp conditions parameters master clock frequency (pxck input) pxck pulse width, high pxck pulse width, low pxck rise time pxck fall time pd7-0 set up time pd7-0 hold time scsync set up time scsync hold time palid set up time palid hold time palid duration output delay symbol note: timing reference points are at the 50% level. digital c load <40pf. figure 8 closed capation format bit0 bit1 bit2 bit3 bit4 bit5 bit6 bit7 bit0 bit1 bit2 bit3 bit4 bit5 bit6 bit7 1 clock run-in start bits 13 data byte 1 data byte 2 0 1 0 0 0 0 1 1 frame code b cd e a h 0 50 -40 ire hsync colour burst s1 s2 s3 p p p = parity bit
vp5313/VP5513 14 10.250 m s 48 ire 10.500 m s 6.5d (12.910 m s) 2.0d (3.972 m s) 1.0d (1.986 m s) 16.0d (31.778 m s) 32.0d (63.556) 0.240 m s 50 ire 0 ire 0 ire 48 ire 50 ire 10.750 m s 0.288 m s 52 ire 2 ire 52 ire encoder minimum encoder nominal encoder maximum description h-sync to clock run-in clock run-in 2, 3 clock run-in to third start bit 3 data bit 1, 3 data characters 4 horizontal line 1 rise / fall time of data bit transitions 5 data bit high (logic level one) 6 clock run-in maximum data bit low (logic level zero) 6 clock run-in minimum data bit differential (high - low) clock run-in differential (max. - min) interval a b c d e h table. 5 closed caption data timing. (source eia r - 4.3 sept 16 1992) notes 1. the horizontal line frequency f h is nominally 15734.26hz 0.05hz. interval d shall be adjusted to d = 1/(f h x 32) for the instantaneous f h at line 21. 2. the clock run-in signal consists of 7.0 cycles of a 0.5034965mhz (1/d) sine wave when measured from the leading to trailing 0 ire points. the sine wave is to be symmetrical about the 25 ire level. 3. the negative going midpoints (half amplitude) of the clock run-in shall be coherent with the midpoints (half amplitude) of th e start and data bit transitions. 4. two characters, each consisting of 7 data bits and 1 odd parity bit. 5. 2 t bar, measured between the 10% and 90% amplitude points. 6. the clock run-in maximum level shall not differ from the data bit high level by more than 1 ire. the clock run-in minimum level shall not differ from the data bit low level by more than 1 ire.
vp5313/VP5513 15 figure 9 luma filter for rgb datapath figure 10 chroma filter for rgb datapath 0 -20 -40 -60 0 0 2.5e+6 5e+6 7.5e+6 10e+6 12e+6 0 2.5e+6 5e+6 7.5e+6 10e+6 12e+6 m a g n i t u d e d b frequency in hz frequency response luma in rgb path 0 -20 -40 -60 -80 0 0 2.5e+6 5e+6 7.5e+6 10e+6 12e+6 0 2.5e+6 5e+6 7.5e+6 10e+6 12e+6 m a g n i t u d e d b frequency in hz frequency response of cr and cb in rgb path
vp5313/VP5513 16 figure 11 typical application diagram. (output filter - see fig.12) to drive 37.5ohms figure 12 output reconstruction filter 470pf 220pf 1.0 h gnd 75 15pf ext 75 +5v scl sda sa i 2 c bus 100 f vdd, avdd gnd, agnd 2k2 g/y 8 pd0-7 ttxdata pxck 2k2 b/cvbs2 r/c cvbs1 rref vref dac comp sync interface hs vs system clock vdd gnd 10nf gnd scl sda sa reset reset teletext digital video green/luma ttxreq interface output filter blue/cvbs output filter red/chroma output filter cvbs output filter at every vdd pin ferrite bead 100nf +5v 730 100nf
vp5313/VP5513 17 note: the vp5313 is only available to customers with a valid and existing authorisation to purchase issued by macrovision corporation. this device is protected by u.s. patent numbers 4631603, 4577216 and 4819098 and other intellectual property rights. use of the macrovision anticopy process in the device is licensed by macrovision for non-commercial, home and limited exhibition uses only. reverse engineering or disassembly is prohibited.
www.zarlink.com information relating to products and services furnished herein by zarlink semiconductor inc. or its subsidiaries (collectively ?zarlink?) is believed to be reliable. however, zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from t he application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. neither the supply of such information or purchase of product or service conveys any license, either express or implied, u nder patents or other intellectual property rights owned by zarlink or licensed from third parties by zarlink, whatsoever. purchasers of products are also hereby notified that the use of product in certain ways or in combination with zarlink, or non-zarlink furnished goods or services may infringe patents or other intellect ual property rights owned by zarlink. this publication is issued to provide information only and (unless agreed by zarlink in writing) may not be used, applied or re produced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. the products, t heir specifications, services and other information appearing in this publication are subject to change by zarlink without notice. no warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. it is the user?s responsibility t o fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not b een superseded. manufacturing does not necessarily include testing of all functions or parameters. these products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. all products and materials are sold and services provided subject to zarlink?s conditi ons of sale which are available on request. purchase of zarlink?s i 2 c components conveys a licence under the philips i 2 c patent rights to use these components in and i 2 c system, provided that the system conforms to the i 2 c standard specification as defined by philips. zarlink, zl and the zarlink semiconductor logo are trademarks of zarlink semiconductor inc. copyright zarlink semiconductor inc. all rights reserved. technical documentation - not for resale for more information about all zarlink products visit our web site at

▲Up To Search▲

Price & Availability of VP5513

	To Download VP5513 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .